




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03F 3/68, H03G 1/00	A1	(11) International Publication Number: WO 99/50956 (43) International Publication Date: 7 October 1999 (07.10.99)
(21) International Application Number: PCT/US99/04037 (22) International Filing Date: 24 February 1999 (24.02.99) (30) Priority Data: <u>09/050,499</u> 30 March 1998 (30.03.98) US (71) Applicant: MAXIM INTEGRATED PRODUCTS, INC. [US/US]; 120 San Gabriel Drive, Sunnyvale, CA 94086 (US). (72) Inventor: MEYER, Robert, Godfrey; 981 Middlefield Road, Berkeley, CA 94708 (US). (74) Agents: BLAKELY, Roger, W. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).		(81) Designated States: CA, IL, JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i>

(54) Title: WIDE-DYNAMIC-RANGE VARIABLE-GAIN AMPLIFIER**(57) Abstract**

A very-wide-dynamic-range amplifier with very low-noise in the high-gain mode and very high-input-overload in the low-gain mode. The amplifier utilizes two parallel signal paths, one a high-gain, low-noise path and the other a low-gain, high-input-overload path. Each path includes a gain-control capability so that the gain of each path, and the contribution of the gain of each path to the overall gain of the amplifier may be smoothly varied from a very low-gain to a very high-gain. Specific embodiments including input impedance matching capabilities are disclosed.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

WIDE-DYNAMIC-RANGE VARIABLE-GAIN AMPLIFIER

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to the field of integrated circuit amplifiers.

2. Prior Art

There frequently is a need for a very-wide-dynamic-range amplifier having low-noise in the high-gain mode and very high-input-overload capabilities in the low-gain mode. In the prior art, this has been realized by connecting two amplifiers in parallel, one having the desired low-noise and high-gain, and the other having the desired low-gain, high-input-overload capability. In this way, either characteristic may be achieved by enabling the amplifier which has the characteristics desired at the time. Such an arrangement, however, is less than ideal, as it does not provide for a smooth transition between the two very different characteristics while still maintaining high-input-overload characteristics, and does not allow optimization of the operating characteristics of the overall amplifier system under all operating conditions.

BRIEF SUMMARY OF THE INVENTION

A very-wide-dynamic-range amplifier with very low-noise in the high-gain mode and very high-input-overload in the low-gain mode is disclosed. The amplifier utilizes two parallel signal paths, one a high-gain, low-noise path and the other a low-gain, high-input-overload path. Each path includes a gain-control capability so that the gain of each path, and the

contribution of the gain of each path to the overall gain of the amplifier, may be smoothly varied from a very low-gain to a very high-gain while always maintaining the desired high-input-overload characteristics. Specific embodiments including input impedance matching capabilities are disclosed.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of the present invention.

Figure 2 is a circuit diagram for PATH1, the high-gain, low-noise signal path of the block diagram of Figure 1.

Figure 3 is a circuit diagram for PATH2, the low-gain, high-overload-capability path of the block diagram of Figure 1.

Figure 4 is a circuit diagram for circuits which may be coupled to each of the differential inputs of the amplifier of Figures 2 and 3 for further input impedance adjustment purposes.

DETAILED DESCRIPTION OF THE INVENTION

In the present invention two wide-dynamic-range variable-gain amplifiers in two parallel signal paths are used, as illustrated schematically in Figure 1. The first path, PATH1, is comprised of a high-gain, low-noise amplifier with variable-gain-controlled by an automatic-gain-control signal AGC1. The second path, PATH2, is comprised of a low-gain amplifier with a high-input-overload capability and with variable-gain-controlled by an automatic-gain-control signal AGC2. Since the inputs are coupled in parallel, and the

outputs of the amplifiers are high-output-impedance currents feeding shared load resistors in the embodiments disclosed, the overall output for the common input is equal to the sum of the outputs of the two signal paths. Typically the circuits of Figures 2 and 3 will be fabricated in a single integrated circuit.

Figure 2 is a circuit diagram for PATH1, the high-gain, low-noise path, together with its automatic-gain-control circuit controlled by the automatic-gain-control signal AGC1, and Figure 3 is a circuit diagram for PATH2, the low-gain, high-overload-capability path, together with its automatic-gain-control circuit controlled by the automatic-gain-control signal AGC2. In both Figure 2 and Figure 3, the gain-control signals AGC1 and AGC2 are differential control signals, as are the input signals IN1 and IN2 and the output signals x and y. In that regard, the differential input signals IN1 and IN2 and the differential output signals x and y of Figure 3 are connected in parallel to the like identified signals in Figure 2, as indicated schematically in Figure 1. The differential outputs x and y are in effect current summing points, summing the currents through transistors Q5 and Q9, and Q8 and Q12, respectively. The collectors of the transistors have a high-output-impedance and do not affect the output current of the transistor having its collector connected in common therewith.

In Figure 2, current source I_{E1} provides the tail current for the differential input pair of transistors Q1 and Q2, and in Figure 3, current source I_{E2} provides the tail current for the differential input pair of transistors Q3 and Q4. Also in Figure 2, resistors R_{E1} , and in Figure 3, resistors R_{E2} , are gain-limiting and linearizing resistors, and accordingly since Figure 2 is

the circuit for the high-gain, low-noise amplifier, typically resistors R_{E1} will be of a low value or even be eliminated. Resistors R_{E2} in Figure 3, however, are chosen in accordance with the limited gain and high linearity desired for the low-gain, high-input-overload amplifier, the two resistors preferably being as well matched as reasonably possible.

Gain-control signal AGC1 (Figure 2) controls the bases of transistors Q5 and Q8 relative to the bases of transistors Q6 and Q7. Assuming transistors Q5 through Q8 are all the same size, then when the differential gain-control signal AGC1 is zero, the base-emitter voltages of transistors Q5 and Q6 will be equal, so that the collector current of transistor Q1 will divide equally through transistors Q5 and Q6. Similarly, under this condition, the collector current of transistor Q2 will divide equally through transistors Q7 and Q8.

When the gain-control signal AGC1 is fully on (maximum gain), the positive gain-control terminal for AGC1 will be driven sufficiently higher than the negative terminal so that transistor Q5 will be turned on harder and transistor Q6 will be substantially turned off, so that all the collector current of transistor Q1 will flow through transistor Q5. At the same time, all the collector current of transistor Q2 will flow through transistor Q8. Similarly, if the gain-control signal AGC1 is fully negative, the negative gain-control terminal will be driven sufficiently high in comparison to the positive terminal to turn on transistors Q6 and Q7 harder and to substantially fully turn off transistors Q5 and Q8, so that the collector currents of transistors Q1 and Q2 will flow through transistors Q6 and Q7, respectively. Accordingly, transistors Q5 and Q6 form a controllable linear current divider for the

current in the collector of transistor Q1, as do transistors Q7 and Q8 for the current in the collector of transistor Q2. In Figure 3, transistors Q9 and Q10 form a similar linear current divider for the collector current of transistor Q3, and transistors Q11 and Q12 form a similar linear current divider for the current in the collector of transistor Q4.

It should be noted that the controllable current dividers just described are very linear, in that the current division remains very constant over the normal range of currents encountered. In particular, if two identical transistors are operated with different currents there through, the difference in the VBEs of the two transistors will be given by the following equation:

$$V_{BE1} - V_{BE2} = \frac{KT}{q} \ln\left(\frac{I_{C1}}{I_{C2}}\right)$$

where: K = Boltzmann's constant
 T = absolute temperature
 q = electron charge
 V_{BE1}, V_{BE2} = the base-emitter voltages of
 the two transistors
 I_{C1}, I_{C2} = the collector currents of the
 two transistors

Thus, at a given absolute temperature, a given difference in the base-emitter voltages of two gain-control transistors, as controlled by the respective gain-control signal (AGC1 of Figure 2 and AGC2 of Figure 3), will result in the same division or ratio of the two currents, regardless of the sum of the currents through the two transistors, the sum for any input leg of the amplifier being dependent on the input signal strength. While the current ratio will change with absolute

temperature, the system in which the circuit is used will control the gain-control signals to counteract the temperature change as required to maintain the overall desired gain of the circuit throughout the temperature range.

Referring again to Figure 2, npn transistors Q13 and Q14 have their collectors connected to the positive power-supply VCC, their bases connected to the x and y differential outputs, respectively, and their emitters coupled through resistors R3 and R4, respectively, to a respective one of the differential amplifier inputs IN1 and IN2. Current sources I_{E3} provide bias currents for transistors Q13 and Q14 to establish a predetermined state of conduction through the transistors.

Transistors Q13 and Q14 and associated circuitry are optional, though may be provided for impedance matching purposes if desired. In particular, R3 and R4 reduce the input impedance to the amplifier to better match the output impedance of another circuit or device providing the differential input signal thereto. The connection of the resistors R3 and R4 as shown provides much reduced noise in comparison to connecting the resistors between a corresponding differential input and a power-supply terminal. The circuit shown, however, has the disadvantage of making the input impedance of the amplifier gain dependent. In particular, if R3 and R4 were connected to a power-supply terminal, the input impedance to the amplifier would be approximately equal to the value of resistors R3 and R4. As connected however, the input impedance for the amplifier will be equal to $R/(1+A)$, where R is the value of each of resistors R3 and R4, and A is the gain of the amplifier. Accordingly, because one of the features of the present invention is the wide variable-gain range, the input impedance matching using this technique alone is

obviously limited, and practically will only provide matching at high-gains if the input impedance is not to be unreasonably low at low-gains.

If better input impedance matching is required, this technique may be used together with another input impedance compensating technique, or alternatively, some other input impedance setting technique may be used. By way of example, a pair of circuits, such as the circuit shown in Figure 4, may be connected, each to one of the differential inputs IN1 and IN2, the inputs being labeled generally IN in Figure 4. In this circuit, the current through the resistors R_M and diode D1 is controlled by npn transistor Q15, which in turn is controlled by the voltage V_M on the base of the transistor. The respective differential input signal IN is coupled through capacitor C1 to the midpoint of the two resistors R_M . At typical amplifier operating frequencies, the impedance of the capacitor C1 is relatively low, but provides DC blocking so that the circuit of Figure 4 will not affect low-frequency common-mode voltages on the differential inputs.

When the base voltage V_M on transistors Q15 is low, the transistors will be turned off so that no current will flow through the resistors R_M , and of course diodes D1 will not be biased into conduction. Thus, the resistors in essence will be floating so that the circuit will have negligible effect on the input impedance to the amplifier and will not contribute nonlinearity which would compromise the overload capability. This would typically represent the higher gain settings for the amplifier of Figures 2 and 3, wherein the input impedance to the amplifier is set by the value of resistors R3 and R4 (A, the gain of the amplifier, being high, yielding the lowest input

impedance). As the gain is decreased, the voltage V_M may be increased to V_{CC} to turn on transistors Q15 and drive diodes D1 into substantial conduction. Now the input impedance at normal operating frequencies, as seen at the input IN, will be substantially equal to $R_M/2$.

In the circuit of Figure 4, the coupling of the resistors R_M to the input IN could be varied by varying the base voltage of transistor Q15 to vary the current through the resistors R_M from zero to its maximum operating value, typically several milliamps. This increases the incremental impedance of transistors Q15 and diodes D1, so that the effect on the input impedance will be greater than $R_M/2$. This is not preferred, however, as the coupling of additional impedance to the input of the amplifier of Figures 2 and 3 would be needed for impedance matching at the lower amplifier gains. Thus, the normal operating excursion of the differential input signal before the amplifier saturates will be greater, increasing the input distortion due to the increased nonlinearities of transistors Q15 and diodes D1 with current changes when operating at low bias current levels.

The present invention provides a very-wide-dynamic-range amplifier with very low-noise in the high-gain mode and very high-input-overload in the low-gain mode, a function which is highly desired in many applications. For small inputs (high-gain), the current source I_{E2} will preferably be turned off and the gain-control signal AGC1 will be set for maximum gain. When the input signal increases above some minimum value, the gain is reduced by control of the gain-control signal AGC1. For larger input signals, current source I_{E2} is turned on and the gain-control signal AGC2 is increased from a substantially zero gain setting as the gain-

control signal AGC1 is controlled to further reduce the gain of the high-gain circuit of Figure 2. Ultimately, in the low-gain, high-overload mode, the current source I_{E1} will be turned off, with gain variations within the low-gain, high-overload mode being controlled entirely by the gain-control signal AGC2. In this state the high-gain amplifier is now turned off and will not contribute any nonlinearity which would compromise the high-overload characteristics desired in the low-gain state. If necessary, the voltage at the node at the top of I_{E1} could be taken somewhat positive in this state to ensure that Q1 and Q2 are in a well-defined off state. Discrete steps in the gain may be avoided when turning either of the current sources on or off by only doing so when the associated gain-control signal is commanding a substantially zero gain from the associated circuit.

The preferred embodiments disclosed herein have been disclosed with respect to the use of npn bipolar transistors for purposes of specificity. It will be apparent to those skilled in the art, however, that other active devices may be used, such as, by way of example, pnp transistors or n-channel or p-channel MOS devices.

While the present invention has been disclosed and described herein with respect to certain preferred embodiments, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

CLAIMS

What is claimed is:

1. A wide-dynamic-range variable-gain amplifier comprising:

a first amplifier circuit having a first amplifier input and a first amplifier output, and having a gain-controllable by a first gain-control signal, the first amplifier circuit being a high-gain, low-noise amplifier;

a second amplifier circuit having a second amplifier input and a second amplifier output, and having a gain-controllable by a second gain-control signal, the second amplifier circuit being an amplifier with a low-gain and a high-input-overload capability;

first and second amplifier inputs being coupled together and the first and second amplifier outputs being coupled together.

2. The amplifier of claim 1 wherein the first and second amplifier inputs are differential inputs.

3. The amplifier of claim 1 wherein the first and second amplifier inputs are differential inputs and the first and second amplifier outputs are differential outputs.

4. The amplifier of claim 3 further comprised of a circuit for controlling the input impedance for the amplifier.

5. A wide-dynamic-range variable-gain amplifier comprising:

first through twelfth transistors, each having first and second regions and a control region, the conduction from the first region to the second region of each transistor being responsive to the voltage on the control region relative to the second region;

the first and second transistors having their second regions coupled together and through a first current source to a second power-supply terminal, the control regions of the first and second transistors forming first and second differential input terminals for the amplifier, respectively;

the third and fourth transistors each having their second regions coupled through a respective one of first and second resistors and through a second current source to the second power-supply terminal, the control regions of the third and fourth transistors being coupled to the first and second differential input terminals, respectively;

the fifth and sixth transistors having their second regions coupled together and to the first region of the first transistor, the first region of the fifth transistor being coupled to a first of a pair of differential output terminals, the first region of the sixth transistor being coupled to a first power-supply terminal;

the seventh and eighth transistors having their second regions coupled together and to the first region of the second transistor, the first region of the eighth transistor being coupled to a second of a pair of differential output terminals, the first region of the seventh transistor being coupled to the first power-supply terminal;

the ninth and tenth transistors having their second regions coupled together and to the first region of the

third transistor, the first region of the ninth transistor being coupled to the first of the pair of differential output terminals, the first region of the tenth transistor being coupled to the first power-supply terminal;

the eleventh and twelfth transistors having their second regions coupled together and to the first region of the fourth transistor, the first region of the twelfth transistor being coupled to the second of the pair of differential output terminals, the first region of the eleventh transistor being coupled to the first power-supply terminal;

the control regions of the fifth and eighth transistors being coupled together to form a first of a pair of first differential gain-control input terminals;

the control regions of the sixth and seventh transistors being coupled together to form a second of the pair of first differential gain-control input terminals;

the control regions of the ninth and twelfth transistors being coupled together to form a first of a pair of second differential gain-control input terminals; and,

the control regions of the tenth and eleventh transistors being coupled together to form a second of the pair of second differential gain-control input terminals.

6. The amplifier of claim 5 wherein the transistors are bipolar transistors and the first region of each transistor is the collector, the second region of each transistor is the emitter and the control region of each transistor is the base.

7. The amplifier of claim 6 wherein the bipolar transistors are npn transistors.

1/2




Fig. 1




Fig. 2




Fig. 3




Fig. 4

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/04037

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H03F3/68 H03G1/00

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H03F H03G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 015, no. 102 (E-1043), 12 March 1991 & JP 02 308606 A (HITACHI LTD), 21 December 1990 see abstract	1,5
A	--- PATENT ABSTRACTS OF JAPAN vol. 002, no. 004 (E-003), 12 January 1978 & JP 52 119850 A (FUJITSU LTD), 7 October 1977 see abstract	1,5
A	--- US 4 370 681 A (AKAGIRI KENZO) 25 January 1983 see abstract --- -/-	1

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

18 May 1999

Date of mailing of the international search report

28/05/1999

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Blaas, D-L

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 99/04037

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	GB 2 279 788 A (PHILIPS ELECTRONICS UK LTD) 11 January 1995 see abstract	1
A	US 5 008 631 A (SCHERER DIETER ET AL) 16 April 1991 see abstract	1

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 99/04037

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4370681 A	25-01-1983	JP 55158715 A	10-12-1980
		CA 1147267 A	31-05-1983
		DE 3019424 A	11-12-1980
		FR 2458124 A	26-12-1980
		GB 2052926 A, B	28-01-1981
GB 2279788 A	11-01-1995	NONE	
US 5008631 A	16-04-1991	NONE	